

# THE DEVELOPMENT OF LINUX-BASED PULSED MAGNET CONTROL SYSTEM USING PXIe DEVICES AT KEK LINAC

D. Wang<sup>1\*</sup>, M. Satoh<sup>1</sup>, S. Ushimoto<sup>2</sup>,

<sup>1</sup>KEK, Ibaraki 305-0801, Japan

<sup>2</sup>Mitsubishi Electric System & Service Co., Ltd

## Abstract

The pulsed magnet control system (PMCS) at KEK electron positron injector LINAC operates at every 20 ms to achieve simultaneous injection for four rings, a 2.5 GeV Photon Factory (PF), a 6.5 GeV PF-AR, a 4 GeV SuperKEKB lower energy ring (LER) and a 7 GeV SuperKEKB high energy ring (HER). The system consists of a control server that operates on the Windows 8.1 platform, in conjunction with a PXIe chassis equipped with a DAC, an ADC, and an event timing module. The PXIe DAC board responds to the trigger signal which is generated from the event receiver and sets the current of the pulsed magnet. The current readback value of the magnet is retrieved from the ADC module. Despite its long success, the PMCS has several problems in use. One is the discontinued support of Windows 8.1. Another key concern is the unsatisfactory long-term stability. To solve the problems, an upgraded system using real-time Linux to communicate with PXIe modules is adopted. The EPICS driver for PXIe devices is developed to integrate with the LINAC control system. The development of the new Linux-based PMCS is introduced in this work.

## INTRODUCTION

The injector LINAC at KEK is responsible for the injection of 4 target rings which consist of a 7 GeV electron high energy ring (HER), a 4 GeV positron low energy ring (LER), a 2.5 GeV Photon Factory (PF) and a 6.5 GeV PF-AR ring, as shown in Fig. 1. It should perform simultaneous top-up injections into four storage rings and a DR by pulse-to-pulse modulation (PPM) [1].




Figure 1: A schematic view of LINAC, SuperKEKB, and PF/PF-AR.

To satisfy such PPM requirements, 16 pulsed magnet control units have been installed along the 600-m LINAC since 2017. When the magnet control units receive an event code

that represents a kind of beam mode, it starts responding and sets the magnet current. By using these magnets, the magnetic field can be changed pulse-to-pulse in 20 ms, and the beam profile is optimized for each destination ring.

## PULSED MAGNET CONTROL SYSTEM

### Hardware

Figure 2 shows the rack of one pulsed magnet control unit. Each unit consists of a homemade server and a National Instruments (NI) PXIe-1082 chassis fitted with four modules, a controller control module (NI PXIe-8381), an event receiver (EVR) board (MRF PXI-EVR-230), a DAC board (NI PXI-6733), and an ADC board (NI PXIe-6356).




Figure 2: Rack of a pulsed magnet control unit.

This setup controls and monitors the output current of up to 8 power supplies independently, offering a resolution of 16 bits and operating at a sampling rate of 1 MSa/s. To avoid instability stemming from power outages or signal interference, an uninterruptible power supply (UPS) system has been deployed to furnish seamless auxiliary electrical

\* di.wang@kek.jp

power. The comprehensive system is securely housed within a unified rack infrastructure.

Every individual unit can manage up to 8 pulsed magnets. Each of these pulsed magnets is responsive to 12 distinct beam modes. The output magnet current value is determined by the specific injection beam mode in operation.

Each unit can control up to 8 pulsed magnets. Each pulsed magnet responds to 12 kinds of beam modes. The output magnet current value is determined by injection beam mode. The data buffer functionality inherent to the Event Receiver (EVR) is utilized to transmit the beam mode information.

### Software

On the software front, a LabVIEW application governs the process of data acquisition and provides connectivity through EPICS Channel Access (CA) [2].

Due to a variety of reasons, a resolution has been reached to enhance the current system through an upgrading process. Various justifications for this decision are enumerated as follows.

- Windows 8.1 is discontinued.
- The trigger dropping rate is high [2].
- System restart is required occasionally [2].
- The compatibility and performance issue of NI network shared variable.

## NEW SYSTEM

### PXIe modules under Linux




Figure 3: Diagram of the PMCS.

Figure 3 shows the structure of the new PMCS. The initial step of the upgrade process involves the preparation of the AlmaLinux distribution, after which an evaluation of the viability of the operation is conducted through the testing of drivers and access libraries.

In the case of NI modules, the server establishes a connection with the chassis using an NI PCIe-8381 module via an MXI-Express cable, which can transmit at a rate of 40 Gbps in each direction simultaneously. The Linux kernel driver is provided within the NI-DAQmx package. This package offers comprehensive assistance for devices oriented towards data acquisition and signal conditioning. The data acquired

via the ADC can be effectively stored within an EPICS waveform record, accomplished through the utilization of the callback function afforded by NI-DAQmx.

The mrfioc2 module from the EPICS community is used as a low-level driver of the PXI EVR module. Additionally, it is noteworthy that a minor modification of the mrfioc2 module is necessary to facilitate the reception of the data buffer from the EVR, owing to a compatibility issue related to CPU endianness.

### Trigger System




Figure 4: The data flow and trigger system.

As shown in Fig. 4, every 20 ms, the PMCS is triggered by a magnet trigger event. The current beam mode and shot ID are extracted from the data buffer of EVR. Meanwhile, the DAC outputs a waveform spanning a duration of 4 ms, directed towards the pulse driver. Upon completion of waveform acquisition by the ADC, an interrupt is generated, subsequently prompting the initiation of the logging system to store data originating from 8 distinct channels. Concurrently, the output waveform of the subsequent pulse is determined by the specific shot ID. The callback function also triggers the initiation of the record processing procedure. Finally, after writing a new waveform of the next pulse to the memory, the DAC enters a standby state and prepares for the forthcoming trigger event.

The synchronization mechanism between the DAC and ADC is established by configuring the trigger mode to operate in an external trigger. In this setup, the DAC is triggered through an external signal. The ADC performs a continuous process of data sampling, although the generation of the sample clock is synchronized to the arrival of the external trigger signal.

### Real Time Configuration

The implementation of a real-time operating system plays a significant role in mitigating the concern of trigger drop occurrences. This brings the installation of a real-time kernel and the optimization of its policy settings to ensure a high-performance mode. With the help of the MCoreUtils module, the configuration of real-time parameters for EPICS Input/Output Controller (IOC) threads is also accomplished.

